

FIG. 1
Prior Art





FIG. 2 is a block diagram of a receiver system 200. The receiver system 200 includes an antenna 102, a switch 205, a first PN correlator 207, a second PN correlator 209, a first time correction block 211, a second time correction block 213, a first phase correction block 215, a second phase correction block 217, a summing junction 219, a Walsh despreading block 221, a deinterleave block 223, and a decode block 225. The receiver system 200 also includes a shift register 227 and a buffered PN block 229. The receiver system 200 is configured to receive a signal 102, switch the signal 102 to the first PN correlator 207, correlate the signal 102 with a PN sequence 205, and output a signal 207. The signal 207 is then processed by the first time correction block 211 and the first phase correction block 215. The signal 207 is also correlated with a PN sequence 209 by the second PN correlator 209, and the output is processed by the second time correction block 213 and the second phase correction block 217. The outputs of the first and second phase correction blocks 215 and 217 are combined at the summing junction 219 to produce a signal 219. The signal 219 is then processed by the Walsh despreading block 221, the deinterleave block 223, and the decode block 225. The shift register 227 and the buffered PN block 229 are used to generate the PN sequences 205 and 209.

FIG. 2






FIG. 3


[illegible]

FIG. 4

FIG. 5 is a block diagram of a receiver system 500. The receiver system 500 includes a receive signal at antenna 501, a despread, time correct and phase correct each component of multipath signal 503, and time and phase corrected chip streams are combined and passed to the remainder of the channel circuitry 505.




FIG. 5




FIG. 6

—



700